Log in Register

Login to your account

Password *
Remember Me

Create an account

Fields marked with an asterisk (*) are required.
Password *
Verify password *
Email *
Verify email *


TimingExplorer is truly placement- and routing-aware, multi-corner, multi-mode timing ECO tool for rapidly achieving timing closure with minimal impact to power and area in nanometer-scale IC designs. 

Timing closure is a major problem with today’s SOC designs impacting time to market, revenue, and cost of design. It gets worse with each new process node. TimingExplorer helps achieve faster timing /ECO closure and complements existing place and route and sign-off static timing analysis STA (Static Timing Analysis) tools in a user’s flow.

Designed to augment existing tools and flows, TimingExplorer has been used in production for over a decade. It offers the fastest convergence with very high-quality results.                                                                                                          

 TE timing flow  timing performance 03










Key Benefits:                                                                                                    

  • Fix large number of violations (> 50k) faster
  • Accelerate timing closure process
  • Cut down ECO iterations to 2-4
  • Advanced process node proven down to 16nm
  •  Handle more than 100 MMMC scenarios in one session    


Key Features:    

  • Practical physical-awareness (placement and routing) in timing ECO
  • Simultaneous and faster MMMC timing fixing onsignal and clock paths
  • Addresses setup, hold, max transition/capacitance and SI violations
  • Proprietary timing graph-based / path-based optimization
  • Timing debug /Manual ECO feature
  • Supports physical hierarchy and multi-power/voltage domains
  • Multi-threading capable
  • Plug-and-play with existing flows using ‘de-facto’ standard interfaces



Customers' Words


"Using ICScape's physically-aware TimingExplorerTM and SkipperTM we reduced the number of timing closure iterations by at least 50% and clock tree power by almost 40% for a multimedia chip."

- Yu Xia, Sr. Physical Design Manager


"We had to fix complex timing issues for 42 scenarios for a design. Existing timing ECO flow could not meet our tape-out schedule due to the large number of scenarios. We achieved timing closure using TimingExplorer in just two weeks." 

- Min Luo, VP of R&D

Go to top