Log in Register

Login to your account

Username
Password *
Remember Me

Create an account

Fields marked with an asterisk (*) are required.
Name
Username
Password *
Verify password *
Email *
Verify email *

 

Visit ICScape booth 738 to see how our EDA solutions validate and improve your design quality, boost your design simulation, and accelerate your designAlso, see how our silicon proven IP solutions could be customized for your special tape out needs.

ICScape Marketing Team

This email address is being protected from spambots. You need JavaScript enabled to view it.
www.icscape.com

EDA Highlights

- ClockExplorer
   
Rule based SOC Clock Sign-off and Sign-In Enable Better Clock Quality
- TimingExplorer
    16nm and below Tape-out Proven Timing Closure 
- Skipper
    
Fast One-Stop Layout Review, Analysis and IP Protection Platform
- Qualib
    A 
Comprehensive IP/STD QA Platform for Better Quality and Higher Productivity
- ALPS
    
Parallel True SPICE to Super Charge Post-Layout Simulation

        Learn more

 

The 53rd DAC

  5-9 June, 2016
  Austin, Texas, US

Booth No. 738

 

 

Silicon Proven IP For 
High Speed Interface

SATA PCIE USB

DDR HDMI / MHL

 

1
Go to top